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Abstract—This paper summarizes recent research on
network-on-multi-chip (NoMC) at Poznań University of Tech-
nology. The proposed network architecture supports hierar-
chical addressing and multicast transition mode. Such an ap-
proach provides new debugging functionality hardly attain-
able in classical hardware testing methodology. A multicast
transmission also enables real-time packet monitoring. The in-
troduced features of NoC network allow to elaborate a model
of hardware video codec that utilizes distributed processing
on many FPGAs. Final performance of the designed network
was assessed using a model of AVC coder and multi-FPGA
platforms. In such a system, the introduced multicast trans-
mission mode yields overall gain of bandwidth up to 30%.
Moreover, synthesis results show that the basic network com-
ponents designed in Verilog language are suitable and easily
synthesizable for FPGA devices.
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1. Introduction
Network-on-chip (NoC) is a relatively new design approach
that provides a methodology of implementing Systems on
chip (SoC) interconnections. NoC-based systems incor-
porate a network infrastructure that oﬀers remarkable im-
provement over conventional communication systems like
bus-based or circuits-switching-based [1]. Because basic
network components are reused, there is no need to imple-
ment network infrastructure from the scratch and thus, the
design costs related to communications are reduced. More-
over, scalability of the system is greatly improved because
new devices can be added in a structured way. Finally,
NoCs provide communication abstraction, which allows in-
dependent design of devices [2]. NoC based architecture
can be used in both ASICs and FPGAs. Commonly, the
ﬁrst step of system design is to implement the system on
FPGAs and the second is to move it to ASIC [3]. In most
of cases, the circuit optimized for FPGA is also eﬃcient
as ASIC (but not in reverse). Due to this fact, it is more
worthy to consider NoC networks for FPGAs. In order
to create a useful and eﬃcient NoC architecture, the pro-
posed solutions should meet certain requirements related
to transmission bandwidth, communication latency, struc-
ture ﬂexibility and many others. The implementation cost
and possibility to reuse NoC component is also important.
In practice, when complex hardware is designed (such as
a video encoder) certain features such as scalability and
uniﬁed communication interfaces are highly expected.
Hardware implementations of recent video coding
standards, as for example advanced video coding
AVC/H.264 [4], consist of many compression tools and
pre-/post-processing blocks. Additionally, in order to im-
plement a decoder or encoder that works in real time par-
allel processing has to be applied. It means that the de-
sign consists of many processing elements that require high
communication bandwidth (especially with memory) and in
some cases the whole design requires more than one device
(FPGA).
The work has been aimed at development of a commu-
nication infrastructure based on the idea of NoC, which
allows to dynamically combine multiple integrated circuits
and will support the testing and monitoring functionalities,
as a result, a new variant of NoC have been proposed. The
new network architecture will have none of the drawbacks
listed in the section below.
2. Main Network-on-Chip Drawbacks
As it was already said, Network-on-Chip (NoC) is an eﬃ-
cient solution for connecting modules of hardware applica-
tion but has two main drawbacks:
• There is no scalability and ﬂexibility for multi-chip
systems. Scalability may be achieved by using a hi-
erarchy in interconnect system. However, not all hi-
erarchical networks are ﬂexibly scalable in terms of
multi-chip scalability. Some works, e.g., [5], [6], in-
troduce a hierarchy to improve ﬂow of network traﬃc
and ease resource management but the proposed NoC
extensions are not suitable for multichip systems be-
cause any change in the structure of the network re-
quires its reconstruction. Another example has been
shown in [7]. Despite it is designed for hierarchical
arrangement of chip-multi-processors (CMP), based
on mesh topology, such structure is ineﬃcient in
the case of non-homogeneous tiles. Moreover, mesh
topology, as a higher level interconnect system, is
hardly scalable. There are more solutions [8], [9] but
none of them is appropriate, nor do they meet the
aforementioned requirements.
• Only a unicast transmission is supported but in
multimedia applications, as for example video encod-
ing, many processing cores use the same source data.
In the case of the unicast transmission these data need
to be sent to their destinations multiple times. Such
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unnecessary data transmissions can be signiﬁcantly
reduced by applying the multicast transmission.
3. Network-on-Multi-Chip
The authors propose a variation of NoC for multi-chip sys-
tems called network-on-multi-chip (NoMC). The NoMC
is a hierarchical NoC network. The proposed way of
intergroup and interchip connection management enables
dynamic linking of multiple chips without a need of re-
designing. In general, the NoC structure has been split
into two areas: local and global. The global part of NoC
has a tree structure with full dynamic of the linking mecha-
nism, but the local one can be implemented as any structure
with one gateway to the global part. This solution simpli-
ﬁes system expansion with new functionalities/processing
cores.
Additionally, to provide eﬃcient data processing and to im-
prove network performance authors introduce a multicast
transmission. The idea is simple: more than one desti-
nation address in packet header is allowed. Although, the
implementation requires proper packet replication in net-
work switches, we get ability to send the same data to
several locations, even to several chips. Moreover, because
it is possible to add an additional address to any packet,
we suddenly get the ability to send all packets not only to
primary destination location but also to debag/monitoring
location. In this way the authors achieve very useful ad-
ditional functionality on the NoC level that is not yet de-
scribed in literature.
4. Scalability and Hierarchical
Addressing
We consider scalability in terms of the ability to easy ex-
tend the system by new hardware components. Our new
scalable architecture of NoMC consists of 3 levels of hier-
archy, starting from the lowest level:
• Local network – also called a group of processing
elements (PEs), that contains PEs, network interfaces
called endpoints (EPs) and routers. One chip consists
of at least one group of PEs.
• Cluster level that provides connectivity for a set of
groups (local networks) (Fig. 1a). One chip can con-
sist of more than one cluster, but for small projects
only a local network may exist without higher level
of hierarchy.
• System level, which is introduced to interconnect
clusters. The higher level of interconnects enables
linking multichip boards together. Active elements
at the system level are characterized by hot plug sup-
port.
We also introduce gateways to the NoC network, which sep-
arate all of the hierarchy levels from each other. The main
goal of gateways is to parse packets and extract or include
information necessary for proper routing. Such an approach
allows designing of each hierarchy level individually. The
local network architecture is deﬁned with only a set of
devices (routers and endpoints, i.e., network interfaces
for PE) that can be connected applying any topology. Since
routers are expensive in terms of hardware consumption,
their number should be as low as possible. In comparison
to commonly known network interfaces [10] the function-
ality of endpoint has been extended to meet the aforemen-
tioned requirements. The endpoints are able to perform
basic switching operations and may be connected to each
other without a need for more sophisticated routers. The
detailed description of the hierarchical addressing was pre-
sented in previous works [11]–[17]. The addressing scheme
is adjusted to hierarchical architecture (Fig. 1b). Each ad-
Fig. 1. (a) Hierarchical structure of cluster and system level of
a network, (b) network address format.
dress consists of three parts, each referring to one level
of network hierarchy. At a particular level only own part
of address is recognized. In order to introduce multicast
transmission mode the authors propose to add more than
one destination address per packet (see Fig. 3), each ad-
dress is then checked in every network element (gateways,
routers, etc.). The packet is copied if routes for any of the
destination addresses are splitting. The proposed solution
for external network architecture (cluster and system level)
is based on a tree topology. Distinction between cluster and
system level has been introduced in order to connect clus-
ters ﬂexibly. Moreover, tree structure allows designing of
a simpliﬁed routing algorithm and packet handling protocol
which yield reduction of hardware consumption.
5. Multicast Transmission
Classical NoC networks support only simulcast transmis-
sion, which is enough for most simple applications, but is
not suﬃcient for complex applications and for debug and
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monitoring features. Our research indicated that implemen-
tation of multicast (similar mode to the Ethernet network)
is possible: instead of a single destination address, mul-
tiple addresses are assigned to every packet (Fig. 2). The
main change includes network routers which must be able
to duplicate packets consisting multiple addresses. This
means that the main cost of multicast feature implementa-
tion is placed in routers. As it has been already said, mul-
ticast functionality allows sending of a copy of the packet
to any location but in a particular case it may be a monitor-
ing/debugging device. In order to design a router that uses
Fig. 2. (a) Unicast and (b) multicast communication with example
of packet replication.
a reasonable amount of memory, the network packets size
has been limited to 32 words. Such short packets/messages
make network traﬃc more ﬂuent and reduces the cost of
packet replication process. Packets always start with the
ﬁeld Destination address and end with EndOfPacket com-
mand, as shown in Fig. 3.
Fig. 3. NoMC packet structure with multiple destination address.
6. Debugging and Monitoring Features
As a result of introducing of the multicast feature we have
obtained additional functionality such as debugging and
monitoring. The well-known standard for in-circuit test
is JTAG [4] protocol, which is intended for system man-
agement tasks. It requires two physical components: test
access port (TAP) which interprets JTAG protocol, and
boundary scan register (BSR). Implementing of those mod-
ules in each PE may require large amount of chips resources
regarding the scale of current designs. There are several
approaches in literature of NoC embeded debugging func-
tionality [5]–[9], but the hardware cost of this functionality
is still signiﬁcant. Moreover, the described proposals are
not scalable and mostly based on JTAG standard. None of
them oﬀers full and scalable monitoring feature [13], [18].
Multicast based mechanism introduced by the authors in-
clude real-time monitoring, management of the devices and
system conﬁguration. The debugging is supervised by the
so-called remote debugging host (RDH) (Fig. 4). RDH is
an oﬀ-chip control device or software application on a per-
sonal computer, connected to the system with any physical
interface. The role of RDH is to provide user interface to
the debugging functionality, such as: applying test vectors,
gathering debugging data, handling exceptions or emulat-
ing hardware devices in software. More about multicast
transmittion and debugging can be found in [12]–[17].
Fig. 4. System with one remote debuging host (RDH) as a root
and examoplary system-on-chip.
Debug-mode in the endpoint forces sending of a copy of
each packets outgoing to RDH. Endpoints use multicast
transmissions and add RDH address to the packets address
list. Debug-mode can be switched on and oﬀ for each
endpoint individually. RDH receives packet duplicates and
with the use of speciﬁc application is able to recognize and
present packets data to the user. Also, correctness of pack-
ets and data format can be veriﬁed. With suﬃcient network
bandwidth, real-time debugging/monitoring is possible.
The authors have assessed the proposed ideas during de-
sign, implementation and testing process of AVC/H.264
video decoder. At that time, many examples of debug-
ging functionality usage were observed, which otherwise
would be very diﬃcult to attain. For example, without de-
bugging functionality, it would be required to resynthesize
the whole project with additional testing benches in order
to test what was wrong: the transmission through the link
was corrupted, there was some kind of hazard situation
somewhere or it was just a synthesis error.
7. Hardware Platform
In order to verify the proposed solutions a hardware plat-
form has been designed and produced. The test plat-
form made at Poznań University of Technology consists
of 2 to 9 FPGA devices. A Xilinx FPGA Virtex-4/5 and
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Spartan-3 devices have been used (Figs. 5 and 7). All the
NoMC network components were implemented in Verilog
hardware description language and synthesized using the
ISE design suite. Using such a system, the authors were
able to conduct many experiments for various NoMC con-
ﬁgurations and for a wide range of parameters.
Fig. 5. The multi-board experimental system with FPGA devices
and an SDI video grabber.
Table 1
Synthesis results for Spartan6 XC6SLX75-3 FPGA device
Elements LUT FlipFlop CLK [MHz]
Router (4 ports) 1106 (2% ) 759 (1% ) 278.8
Router (3 ports) 647 (1%) 573 (1%) 277.3
Endpoint 436 (1%) 345 (1%) 315.4
Gateway 515 (1%) 409 (1%) 315.3
In Table 1 the synthesis results of basic network compo-
nents are shown. As one may see, for 32-bit bus of NoC
and Spartan-6 FPGA, it is possible to achieve 1 GB/s of
throughput.
8. Conclusions
In this paper, the authors summarize research and devel-
opment of new NoMC architecture. In the course of de-
velopment of addressing scheme and packet ﬂow control
in the network strong emphasis was put on certain fea-
tures, such as multichip scalability, debugging and moni-
toring functionality that was expected. Consequently, the
new architecture of interconnect system consists of three
levels of hierarchy, each separated with a dedicated device,
referenced as a gateway. As it was highly expected, the
multicast transmission mode which provided improved net-
work performance and signiﬁcant reduction of the required
bandwidth was successfully introduced.
The main achievements include expansion of network to
support the packet remote monitoring and hierarchical ad-
dressing for scalability support. An assessment of the pro-
posed debug system on an exemplary real debugging sce-
nario has been made using multi-FPGA boards (Figs. 6
and 7). The authors tested many applications targeted to
distributed systems. Among them a H.264/AVC decoder,
motion estimation algorithm and several transmission and
data broadcast schemes (for example, real-time HD video
Fig. 6. The implemented H.264/AVC system on two circuit
boards with remote debuging host and external source of testing
data.
Fig. 7. A video capture and processing system based on two
Virtex-4 boards with a video grabber.
sequence capture and video data broadcast to all FPGA de-
vices in system (Fig. 7)). Finally, the conducted research
and analysis prove that the designed network-on-multi-chip
works correctly and meets all the assumed requirements.
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